naivety_project
This is an old revision of the document!
Table of Contents
Naivety Project
This project covers the details of the design of a simple system on chip (SoC), including a custom CPU design and peripherals. This top-level page will include interconnection details, and links to the individual sections of the project.
CPU
The processor core for this project is a simple 16-bit processor known as Naivety Core. Details can be found here: Naivety Core.
Memory Map
The memory map for this SoC is shown in the following table:
| Address | Region | Description |
|---|---|---|
| 0x0000 | ROM | System ROM (16KiB) |
| 0x2000 | ||
| 0x4000 | ||
| 0x6000 | ||
| 0x8000 | ||
| 0xA000 | ||
| 0xC000 | RAM | System RAM (16KiB) |
| 0xE000 | ||
naivety_project.1778697663.txt.gz · Last modified: by iliketech
